Project

General

Profile

Front-end information » History » Version 6

Michael Wallbank, 10/15/2018 12:58 PM

1 1 Michael Wallbank
h1. Front-end information
2 1 Michael Wallbank
3 1 Michael Wallbank
h2. V1742 Digitizer
4 3 Michael Wallbank
5 3 Michael Wallbank
h3. Post-Trigger
6 3 Michael Wallbank
7 3 Michael Wallbank
The V1742 has a register named @POST_TRIGGER@. This value is a percentage of the readout that is to be after the trigger. There is an implicit latency of around 40 ns, so in reality, the Post-Trigger percentage sets the percentage of the readout that will be *after* 40 ns past the trigger.
8 3 Michael Wallbank
9 3 Michael Wallbank
For an unknown reason, only certain values of @POST_TRIGGER@ are accepted and must be found by trial and error.
10 3 Michael Wallbank
11 3 Michael Wallbank
h3. Known working values
12 3 Michael Wallbank
13 3 Michael Wallbank
* 0
14 3 Michael Wallbank
* 20
15 3 Michael Wallbank
* 45
16 4 Michael Wallbank
17 4 Michael Wallbank
h2. MWPC Controller
18 4 Michael Wallbank
19 4 Michael Wallbank
Details:
20 4 Michael Wallbank
* Hardware address: 00.80.55.ee.00.01
21 4 Michael Wallbank
* IP address (programmed onto board!): 131.225.176.70
22 4 Michael Wallbank
* Name: ftbfwc03
23 4 Michael Wallbank
* CD system reference number: S22041
24 4 Michael Wallbank
* CD equipment ID number: 557912
25 4 Michael Wallbank
26 4 Michael Wallbank
Log in:
27 4 Michael Wallbank
28 4 Michael Wallbank
<pre>
29 4 Michael Wallbank
telnet ftbfwc03 <port>
30 4 Michael Wallbank
</pre>
31 4 Michael Wallbank
32 4 Michael Wallbank
Ports (according to "here":https://cdcvs.fnal.gov/redmine/projects/ftbfwirechamberdaq/wiki/Wire_Chamber_DAQ_Developer)
33 4 Michael Wallbank
* 5000 - daq apps
34 4 Michael Wallbank
* 5001 - emergency access
35 4 Michael Wallbank
* 5002 - telnet sessions
36 5 Michael Wallbank
37 6 Michael Wallbank
[[MWPC Configuration \& Registers]]