Project

General

Profile

Front-end information » History » Version 18

Will Flanagan, 06/27/2019 10:16 AM

1 1 Michael Wallbank
h1. Front-end information
2 1 Michael Wallbank
3 18 Will Flanagan
h2. V1742/V1495 channel mapping (Last Modified: May 9 2019)
4 1 Michael Wallbank
5 12 Varun Raj
<pre>
6 12 Varun Raj
Input                            | Digitizer Channel | Trigger Channel 
7 12 Varun Raj
---------------------------------+-------------------+------------------
8 17 Aidan Medcalf
Cherenkov                        | 0                 | NC
9 14 Aidan Medcalf
Scintillator Paddle 1 (Mock WC1) | NC                | 4
10 14 Aidan Medcalf
Scintillator Paddle 2 (Mock WC2) | NC                | 5
11 14 Aidan Medcalf
Scintillator Paddle 3 (Mock WC3) | NC                | 6
12 14 Aidan Medcalf
Scintillator Paddle 4 (Mock WC4) | NC                | 7
13 16 Aidan Medcalf
ToF DS 5 (SiPM)                  | 4                 | NC
14 16 Aidan Medcalf
ToF DS 6 (SiPM)                  | 5                 | NC
15 16 Aidan Medcalf
ToF DS 7 (SiPM)                  | 6                 | NC
16 16 Aidan Medcalf
ToF DS 8 (SiPM)                  | 7                 | NC
17 12 Varun Raj
ToF US 1 (PMT)                   | 8                 | NC 
18 12 Varun Raj
ToF US 2 (PMT)                   | 9                 | NC
19 12 Varun Raj
ToF US 3 (PMT)                   | 10                | NC
20 12 Varun Raj
ToF US 4 (PMT)                   | 11                | NC
21 12 Varun Raj
ToF DS 1 (PMT)                   | 12                | NC
22 12 Varun Raj
ToF DS 2 (PMT)                   | 13                | NC
23 12 Varun Raj
ToF DS 3 (PMT)                   | 14                | NC
24 12 Varun Raj
ToF DS 4 (PMT)                   | 15                | NC
25 12 Varun Raj
WC 1 Logic                       | NC                | 0
26 12 Varun Raj
WC 2 Logic                       | NC                | 1
27 12 Varun Raj
WC 3 Logic                       | NC                | 2
28 1 Michael Wallbank
WC 4 Logic                       | NC                | 3
29 18 Will Flanagan
TOFPrompt Logic                  | NC                | 14
30 18 Will Flanagan
TOFSlow Logic                    | NC                | 15
31 12 Varun Raj
</pre>
32 10 Michael Wallbank
33 8 Michael Wallbank
h2. VME crate
34 8 Michael Wallbank
35 8 Michael Wallbank
As user novadaq, the directory
36 8 Michael Wallbank
<pre>
37 8 Michael Wallbank
/home/nfs/novadaq/
38 8 Michael Wallbank
</pre>
39 8 Michael Wallbank
on novabeamlinedaq00 contains some useful utilities to communicate with the hardware.  All CAEN provided software.
40 8 Michael Wallbank
41 8 Michael Wallbank
Run CAEN upgrader GUI:
42 8 Michael Wallbank
<pre>
43 8 Michael Wallbank
./CAENUpgrader-1.6.3/CAENUpgraderGUI/CAENUpgraderGUI
44 8 Michael Wallbank
</pre>
45 8 Michael Wallbank
46 8 Michael Wallbank
Run CAEN V1742 digitizer (outside of DAQ):
47 8 Michael Wallbank
<pre>
48 8 Michael Wallbank
wavedump-3.8.2/bin/wavedump /etc/wavedump/WaveDumpConfig_X742.txt
49 8 Michael Wallbank
</pre>
50 8 Michael Wallbank
51 8 Michael Wallbank
Run CAEN VME module:
52 8 Michael Wallbank
<pre>
53 8 Michael Wallbank
./CAENVMELib-2.50/sample/CAENVMEDemo V2718 <base address, in hex (beginning 0x)> <link>
54 8 Michael Wallbank
</pre>
55 8 Michael Wallbank
With this utilities, one can set the base address (option 2), set a register (option 1) and read etc.
56 8 Michael Wallbank
57 8 Michael Wallbank
CAEN base addresses:
58 8 Michael Wallbank
Board     Address
59 8 Michael Wallbank
1742       3211
60 8 Michael Wallbank
2495      3210
61 8 Michael Wallbank
1495       0100
62 8 Michael Wallbank
63 1 Michael Wallbank
h2. V1742 Digitizer
64 3 Michael Wallbank
65 3 Michael Wallbank
h3. Post-Trigger
66 3 Michael Wallbank
67 3 Michael Wallbank
The V1742 has a register named @POST_TRIGGER@. This value is a percentage of the readout that is to be after the trigger. There is an implicit latency of around 40 ns, so in reality, the Post-Trigger percentage sets the percentage of the readout that will be *after* 40 ns past the trigger.
68 3 Michael Wallbank
69 3 Michael Wallbank
For an unknown reason, only certain values of @POST_TRIGGER@ are accepted and must be found by trial and error.
70 3 Michael Wallbank
71 3 Michael Wallbank
h3. Known working values
72 3 Michael Wallbank
73 3 Michael Wallbank
* 0
74 3 Michael Wallbank
* 20
75 3 Michael Wallbank
* 45
76 4 Michael Wallbank
77 9 Michael Wallbank
h2. MWPC Controller(s)
78 4 Michael Wallbank
79 9 Michael Wallbank
Beamline:
80 9 Michael Wallbank
* Hardware address: 00.80.55.00.00.68
81 9 Michael Wallbank
* IP address: 131.225.176.70
82 1 Michael Wallbank
* Name: ftbfwc03
83 1 Michael Wallbank
* CD system reference number: S22041
84 1 Michael Wallbank
* CD equipment ID number: 557912
85 1 Michael Wallbank
86 9 Michael Wallbank
Target:
87 9 Michael Wallbank
* Hardware address: 00.80.55.EE.00.08
88 9 Michael Wallbank
* IP address: 131.225.176.164
89 9 Michael Wallbank
* Name: ftbfwc07
90 9 Michael Wallbank
* CD system reference number: S22056
91 9 Michael Wallbank
92 9 Michael Wallbank
Log in (e.g.):
93 4 Michael Wallbank
94 4 Michael Wallbank
<pre>
95 4 Michael Wallbank
telnet ftbfwc03 <port>
96 4 Michael Wallbank
</pre>
97 4 Michael Wallbank
98 4 Michael Wallbank
Ports (according to "here":https://cdcvs.fnal.gov/redmine/projects/ftbfwirechamberdaq/wiki/Wire_Chamber_DAQ_Developer)
99 4 Michael Wallbank
* 5000 - daq apps
100 4 Michael Wallbank
* 5001 - emergency access
101 4 Michael Wallbank
* 5002 - telnet sessions
102 5 Michael Wallbank
103 7 Michael Wallbank
[[MWPC Configuration and Registers]]