Project

General

Profile

Front-end information » History » Version 11

Michael Wallbank, 04/15/2019 06:07 PM

1 1 Michael Wallbank
h1. Front-end information
2 1 Michael Wallbank
3 10 Michael Wallbank
h2. V1742 channel mapping
4 10 Michael Wallbank
5 11 Michael Wallbank
Channel 3: Cherenkov PMT
6 11 Michael Wallbank
Channels 4-7: DS-ToF-SiPM
7 10 Michael Wallbank
Channels 8-11: US-ToF
8 10 Michael Wallbank
Channels 12-15: DS-ToF-PMT
9 10 Michael Wallbank
10 8 Michael Wallbank
h2. VME crate
11 8 Michael Wallbank
12 8 Michael Wallbank
As user novadaq, the directory
13 8 Michael Wallbank
<pre>
14 8 Michael Wallbank
/home/nfs/novadaq/
15 8 Michael Wallbank
</pre>
16 8 Michael Wallbank
on novabeamlinedaq00 contains some useful utilities to communicate with the hardware.  All CAEN provided software.
17 8 Michael Wallbank
18 8 Michael Wallbank
Run CAEN upgrader GUI:
19 8 Michael Wallbank
<pre>
20 8 Michael Wallbank
./CAENUpgrader-1.6.3/CAENUpgraderGUI/CAENUpgraderGUI
21 8 Michael Wallbank
</pre>
22 8 Michael Wallbank
23 8 Michael Wallbank
Run CAEN V1742 digitizer (outside of DAQ):
24 8 Michael Wallbank
<pre>
25 8 Michael Wallbank
wavedump-3.8.2/bin/wavedump /etc/wavedump/WaveDumpConfig_X742.txt
26 8 Michael Wallbank
</pre>
27 8 Michael Wallbank
28 8 Michael Wallbank
Run CAEN VME module:
29 8 Michael Wallbank
<pre>
30 8 Michael Wallbank
./CAENVMELib-2.50/sample/CAENVMEDemo V2718 <base address, in hex (beginning 0x)> <link>
31 8 Michael Wallbank
</pre>
32 8 Michael Wallbank
With this utilities, one can set the base address (option 2), set a register (option 1) and read etc.
33 8 Michael Wallbank
34 8 Michael Wallbank
CAEN base addresses:
35 8 Michael Wallbank
Board     Address
36 8 Michael Wallbank
1742       3211
37 8 Michael Wallbank
2495      3210
38 8 Michael Wallbank
1495       0100
39 8 Michael Wallbank
40 1 Michael Wallbank
h2. V1742 Digitizer
41 3 Michael Wallbank
42 3 Michael Wallbank
h3. Post-Trigger
43 3 Michael Wallbank
44 3 Michael Wallbank
The V1742 has a register named @POST_TRIGGER@. This value is a percentage of the readout that is to be after the trigger. There is an implicit latency of around 40 ns, so in reality, the Post-Trigger percentage sets the percentage of the readout that will be *after* 40 ns past the trigger.
45 3 Michael Wallbank
46 3 Michael Wallbank
For an unknown reason, only certain values of @POST_TRIGGER@ are accepted and must be found by trial and error.
47 3 Michael Wallbank
48 3 Michael Wallbank
h3. Known working values
49 3 Michael Wallbank
50 3 Michael Wallbank
* 0
51 3 Michael Wallbank
* 20
52 3 Michael Wallbank
* 45
53 4 Michael Wallbank
54 9 Michael Wallbank
h2. MWPC Controller(s)
55 4 Michael Wallbank
56 9 Michael Wallbank
Beamline:
57 9 Michael Wallbank
* Hardware address: 00.80.55.00.00.68
58 9 Michael Wallbank
* IP address: 131.225.176.70
59 1 Michael Wallbank
* Name: ftbfwc03
60 1 Michael Wallbank
* CD system reference number: S22041
61 1 Michael Wallbank
* CD equipment ID number: 557912
62 1 Michael Wallbank
63 9 Michael Wallbank
Target:
64 9 Michael Wallbank
* Hardware address: 00.80.55.EE.00.08
65 9 Michael Wallbank
* IP address: 131.225.176.164
66 9 Michael Wallbank
* Name: ftbfwc07
67 9 Michael Wallbank
* CD system reference number: S22056
68 9 Michael Wallbank
69 9 Michael Wallbank
Log in (e.g.):
70 4 Michael Wallbank
71 4 Michael Wallbank
<pre>
72 4 Michael Wallbank
telnet ftbfwc03 <port>
73 4 Michael Wallbank
</pre>
74 4 Michael Wallbank
75 4 Michael Wallbank
Ports (according to "here":https://cdcvs.fnal.gov/redmine/projects/ftbfwirechamberdaq/wiki/Wire_Chamber_DAQ_Developer)
76 4 Michael Wallbank
* 5000 - daq apps
77 4 Michael Wallbank
* 5001 - emergency access
78 4 Michael Wallbank
* 5002 - telnet sessions
79 5 Michael Wallbank
80 7 Michael Wallbank
[[MWPC Configuration and Registers]]