Project

General

Profile

Feature #12006

Milestone #11959: PXIE Startup

Support for Gate Width Accessors

Added by Roger Tokarek about 5 years ago. Updated over 4 years ago.

Status:
Closed
Priority:
High
Assignee:
Category:
Engineering
Start date:
03/22/2016
Due date:
% Done:

100%

Estimated time:
24.00 h
Duration:

Description

Engineering request to crete Acnet accessors to get and set the gate width for calibration purposes.

History

#1 Updated by Roger Tokarek about 5 years ago

Created gateWidthGet() and gateWidthSet(clockCycles) in VMEInt. Acnet accessors are in class CurrenAccessor.

#2 Updated by Roger Tokarek about 5 years ago

Modified Implementation Plan.

Considering adding a control/status block to each device. The control block will set enable and disable gate width calibration mode and it will set the gate width in Engineering units. The status block will indicate mode.

#3 Updated by Roger Tokarek about 5 years ago

  • % Done changed from 80 to 30
  • Estimated time changed from 5.00 h to 24.00 h

Current Status

Provided command line "gate width calibration mode" commands in VMEInt. See Operations Manual/Gate Width Calibration mode at Gate Width Calibration Mode. Commands are:
  • gwcenable adc, chan, clock cycles
  • gwcdisable adc, chan
Next Steps
  • Provide "set all", "status all", and "clear all" functionality.
  • Provide control/status block described above.
  • Provide a helpme command that points to Redmine Wiki.
  • Update documentation for Operations Manual and S/W Design and implementation.

#4 Updated by Roger Tokarek over 4 years ago

  • Status changed from New to Closed
  • % Done changed from 30 to 100

Also available in: Atom PDF